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ATTORNEYS 
applied pulse little confidence could #be given to the test 
SUMMARY OF THE INVENTION 
Awarding to the Present inventionn, it has been found 
that a detector can be made for determining whether a 
transient exceeds a specified rise time from first to second 
predetermined amplitudes by applying the transient to 
an input buffer which simultaneously applies the transient 
to a first and a second amplitude detector. The first ampli- 
tude detector functions to produce a pulse having a 
width equal to the specified rise time when the transient 
h a  de lses which exceed a speci- exceeds the first predetermined amplitude and the second 
fkd rise time from a first to a second amplitude including amplitude detector functions to produce a pulse when the 
input buffer for receiving the pulse and for simuita- 15 incoming transient exceeds the second predetermined 
neQUslY amlying it to a gate generator and to a delay amplitude. The outputs from the first and the second 
generator. The gate generator output is CoupIed to an amplitude detectors are applied to an AND gate so that 
AND gate and functions to open the AND gate for a if an output Pulse appears simultaneously from the grst 
&e period equal to the specified rise tirne after the in- and second amplitude detectors a no-go condition will 
coming pulse has reached the first amplitude. The delay 20 be indicated. 
generator output is also connected to the AND gate and Accordingly, one object of this invention is to provide 
functions to produce a pulse at the time that the incoming a sensor for detecting transients which exceed a specified 
Pulse OXCeeek the second amplitude. If the AND gate is rise time and amplitude. 
still be& held open by the presence of the gate genera- Another object of this invention is to provide a sensor 
tor pulse when the delay generator pulse arrives, this 25 for monitoring electrical devices having a voltage rise 
pulse Wi& Pass thromgh the AND gate and will be in&- 
ative of a no-go condition. 
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t h e  response characteristic. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
These and other objects and advantages of this inven- 
30 tion will be more apparent upon reference to the follow- 
ing specifications, appended claims and drawings wherein: 
BACKGROUND OF THE INVENTION 
3% bventian desaibed herein was made by employees FIG. 1 is a block diagram of the detector constructed 
of the United States Qoverntnent and may be manu- in accordance with this invention wherein the blocks Of 
factured and used by or for the Government for govern- the diagram represent the various elements of the system 
mental- purposes without the payment of any royal~es 35 and the solid lines illustrate the manner in which the ele- 
@hereon or therefor. ments are electrically interconnected with one another to 
This, invention relates generally to an electrical testing detect transients which exceed a specified amplitude and 
apparatus. and more particularly to a system of evaluating rise time. 
the rise time and amplitude of an electrical pulse to deter- FIG. 2 is a schematic illustration of the system of 
mine whether the pulse exceeds the predetermined toler- 40 PIG. 1. 
w e  limits. FIG. 3 illustrates waveforms found in the system of 
As the development of space vehicles has progressed in FIGS 1 and 2 for one specific set of tolerance limits. 
size and camplexity, the complexity of verifying the flight As shown in the block diagram representation of FIG. 
readiness of each vehicle has increased. Of particular COR- 1, the pulse amplitude and rise time sensor comprises an 
can has been the detection of undesirable transients that 45 input buffer 11 having an input terminal 13 and outpot 
exceed a certain voltage level and rise time so as to cause leads 15 and 19. The input terminal is adapted to be con- 
a malfunction of a device having a voltage-rise time re- nected to the circuit being monitored, the first input buffer 
sponse characteristic. As an example, a typical computer output lead 15 is coupled to a gate generator 17 and the 
input pulse could have a specified rise time of between second input buffer output lead 19 is coupled to a delay 
2Q to 180 nanoseconds. Thus, in this case any transient 50 generator 21. The gate generator output lead 23 and the 
pulse having a rise time between these limits and sufficient delay generator output lead 25 are coupled to AND gate 
amplitude csuld energize the monitored circuitry, there- 27, the latter having its output lead 29 connected to a 
by causing a matfunctioa. stored output 31. The output lead 33 of the stored output 
"he increase in complexity of detecting such transients 31 is coupled to output terminal 35. 
has resulted io part &om the greater probability that elec- 55 m e  operation of the pulse rise time and amplitude 
tEical systems on the vehicle will interfere with one an- detector of FIG. 1 is best described with refernce to the 
other by the conduction of undesirable transients through representiye waveforms shown in FIG. 3. FIG. 3~ shows 
cammQe power lines, ground return cables, data lines or an exemplary negative going transient pulse A reaching 
the like. A second reason far the increase in complexity a first refernce voltage level v 1  at time to and a second ref- 
arises because of the great number of points which must 60 erence voltage level v2 at time t1. The first and second 
be monitored simultaneously during a complete test, since reference voltage levels may conveniently be the 10% and 
even after a critical selection of monitor points (such the 90% amplitude of a known negative digital pulse. In 
as points in which a transient could cause a malfunc- operation, the transient pulse A is couple 
tion in the system that is necessary for the flight to con- terminal 83 and energizes input buffer 
tinue as planned) it is often necessary to monitor several 65 buffer 11 is utilized to provide a high input impedance 
hundred points. for the sensor relative to the circuit being monitored 
In the ps t ,  the monitoring of these points was accom- and couples the incoming pulse A to the gate generatox 
plished by apparatus designed to detect only the amp& 17 and the the delay generator 21. 
tude of the transients and did not allow for the testing The gate generator 87 comprises an amplitude detector 
of the dynamic characteristics of the transient. As a 70 which when triggered has a pulse output of adjustable 
digital circuit is responsive not only to the amplitude of width and very low rise and fall times. The threshold 
the pulse applied to it bua also to the rise time of the level of the gate generator 1'9 is set so that the gate gen- 
3,543,159 
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erator will be triggered when the incoming transient 
pulse A exceeds the first reference level v1 of the known 
digital pulse and the width of the pulse output is adjusted 
to the specified rise time for the circuit being monitored. 
The output pulse of the gate generator 17 is illustrated 
by the waveform of FIG. 3b, where a positive-going 
pulse B is initiated at time to and continues to time tz. 
Thus, the time interval to to tz represents the maximum 
specified rise time from the first reference level v1 to the 
second reference level v2 for the digital circuity being 
monitored. The gate generator 17 output pulse B is there- 
after applied to lead 23 to open the AND gate 27 for the 
time period to to tz. 
The delay generator 21 also comprises an amplitude 
detector, which when triggered has a pulse output having 
very low rise and fall times, however its threshold level 
is set so that the delay generator will be triggered when 
the incoming transient pulse A exceeds the second ref- 
erence level v2 of the known digital pulse of the circuit 
being monitored. The output pulse of the delay generator 
21 is illustrated in FIG. 3c, where a positive going pulse 
C is initiated at time tl  and continues to time f3. The 
delay generator 21 output pulse C is thereafter applied 
to the input lead 25 of the AND gate 24. As shown in 
FIGS. 3b and 3c, the two signals applied to the AND 
gate 27 are positive during that time interval tl to t2 and 
the AND gate will be activated and will transfer the pulse 
on lead 25 to lead 29. This signal is shown in FIG. 3d 
as a positive going pulse D for the interval between time 
tl and time t2. A memory circuit such as stored output 31 
may be provided so that the detector circuit may be read 
at a convenient time. 
In the example shown, the incoming pulse A shown 
in FIG. 3a reached the second reference voltage level v2 
at time tl at which time the AND gate 27 was still held 
open by the output pulse B from the gate generator 17. 
It will be seen however that if the incoming pulse A 
reaches the second reference voltage level v2 after time 
t2, the AND gate will no longer be held open by the 
pulse output B of the gate generator 17 and no pulse will 
pass through AND gate 27. Also should the incoming 
pulse A remain below the second voltage level vi. no 
pulse will pass through the AND gate 24 as the threshold 
level of the delay generator will not be exceeded. From 
the foregoing it will be seen that the width of the output 
pulse of the gate generator 27 determines the critical rise 
time of the pulse being monitored and the threshold level 
of the delay generator 21 determines the critical ampli- 
tude of the pulse being monitored. 
FIG. 2 is a schematic circuit diagram of the pulse rise 
time and amplitude sensor of FIG. 1. The input buffer 
11 for instance, consists of PNP transistor 41 having its 
base connected to input terminal 13 and its emitter con- 
nected to a source of positive potential 43 via the serial 
connection of resistors 4§ and 49, the midpoint of which 
is coupled to ground via capacitor 
transistor 48 is connected to a source 
51 via resistor 53. The collector of transistor 41 is also 
coupled to input buffer output lead 15 via the serial con- 
nection of resistor 55 and capacitor J7 and to the input 
buffer output lead 19 via the serial connec 
sistor 59 and capacitor 6'1. Capacitors 57 and 
for AC coupling between the collector of transistor 41 
and the respective bases of NPN transistors 
the latter forming the input to the gate generator 17 and to 
the delay generator 211 respectively. 
The gate generator B7 comprises a one-shot multivibra- 
tor in which the emitter of transistor 63 is coupled to 
ground and the collector of transistor 63 is coupled to a 
positive voltage source 67 via resistor 69. The collector of 
transistor 63 is also coupled to one terminal of variable 
capacitor 71, the other terminal of capacitor 71 being 
connected to the base of WPN transistor 73, and to the 
midpoint of the serial connection of variable resistors 
75 and 77, which resistors extend between the positive 
voltage source 67 and gro . The base of transistor 63 
is coupled to a negative source of potential 79 via the 
serial connection of resistor 81 and variable resistor 83 
and is additionally coupled to the collector of transistor 
73 by resistor 85 having capacitor 87 connected there- 
across. The collector of transistor 73 is coupled to the 
source of positive potential 67 by resistor 89 and to the 
AND gate input lead 23. The emitter of transistor 73 is 
connected to ground. 
It will be seen that with the circuity disclosed, the gate 
lo generator 17 is arranged so that during the quiescent 
state transistor 63 is non-conducting and transistor 73 
is conducting. The positive potential source 67 provides 
the collector bias voltage for transistor 63 and 73 and 
15 forward bias for transistor 73 by the voltage divider net- 
work consisting of resistors 75 and 77. A reverse bias 
is provided to maintain transistor 63 cut-off by the serial 
connection of resistors 89, 85 and 81 and variable re- 
sistor 83 between the negative potential source 79 and the 
20 positive potential source 67. It will thus be seen that in 
the quiescent state the collector of transistor 73 is essen- 
tially at ground potential. 
However, when a negative going pulse is applied to 
input terminal 13, an amplified and inverted pulse is ap- 
25 plied to lead 15 and the base of transistor 63 by means 
, resistor 5.5 and capacitor 57. When the 
positive going pulse on the input buffer output lead 15 
and the base of transistor 63 reaches the threshold level 
of the gate generator 17, (determined by the setting of 
30 resistor 83) the base of transistor 63 is driven positive 
causing transistor 63 to be turned on and causing transis- 
tor 73 to turn off in the well known manner. With tran- 
sistor 73 cut-off, the potential of its collector rises es- 
sentially to the value of the positive voltage source 67 
35 and provides a positive going pulse on the AND gate input 
lead 23, the length of which is determined by the time 
constant of variable resistors 77 and 75 and variable 
capacitor 71. 
In operation, the resistance of variable resistor 83 is 
40 adjusted so that the gate generator 17 will be triggered 
when the incoming transient pulse A exceeds the first 
voltage reference level v1 and the time constant of resis- 
tors 77 and 75 and capacitor 71 is adjusted so that the 
width of the output pulse of the gate generator 17 equals 
45 the specified rise time between the first voltage reference 
v1 and the second voltage reference level va. 
The delay generator 21  also comprises a one-shot multi- 
vibrator and is of similar construction to the gate gen- 
erator 17. As shown in FIG. 2, the output lead I9 of the 
5o input buffer 11 is coupled to the base of transistor 65. The 
collector of transistor 65 is coupled to the positive voltage 
source 67 by resistor 91 and lead 93 and is coupled to the 
base of transistor 95 via variable capacitor 97. The emit- 
ter of transistor 65 is coupled to ground as shown and 
55 the base of transistor 65 is coupled to the collector of 
transistor 95 via resistor 99 having capacitor 101 con-, 
nected thereacross and is additionally connected to a 
negative potential source 103 by the serial connection of 
resistor 105 and variable resistor 107. The collector of 
transistor 95 is connected to input lead 25 of the AND 
gate 27 and to the source of positive potential 67 via re- 
sistor 109 and lead 93. The emitter of transistor 95 is 
connected to ground and the base is connected to the mid- 
point of variable resistors 111 and 113 which extend be- 
The operation of the delay generator 21 is similar to that 
of the gate generator 17 as transistor 65 is quiescently held 
in the non-conducting state and transistor 95 is in the 
conducting state. The operation of the delay generator 21 
70 differs however from the gate generator 17 in that vari- 
able resistor 107 is adjusted so that transistor 65 remains 
in its non-conductive state until the amplitude of the tran- 
sient pulse applied to terminal 13 has reached the second 
voltage refereqce level vz. It will thus be seen that in the 
75 absence of a pulse greater in value than the second voltage 
65 tween the positive potential source 67 and ground. 
*< 
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reference level being impre d on input terminal 13 and 
with transistor 95 normally conducting the collector of 
transistor 9.5 will be essentially at ground potential. How- 
ever, when the input to the delay generator 21 exceeds the 
threshold level of the delay generator, the base of transistor 
65 will be driven positive with respect to the emitter and 
transistor 65 will conduct thereby causing transistor 95 
to turn off in the well known manner. With transistor 95 
cut-off, the potential of its collector rises essentially to 
the value of the positive voltage source 67 and provide a 
positive going pulse on the AND gate input lead 25 as 
shown in FIG. 3c. 
In order to determine whether there is time coincidence 
between the pulsed output of the gate generator 17 and the 
delay generator 21, AND gate 29 is provided consisting of 15 
7. Diode 8115 is connected to the col- 
lector of transistor 95 and also to output terminal 119 
which is also connected to the positive potential source 
28. Diode 117 is connected to the col- 
lector of transistor 73 and also to the output lead $9. In 20 
the well known manner output terminal 119 will remain 
essentially at ground potential when either transistor 73 
or transistor 95 Is conducting but will approach the posi- 
tive potential level source 67 when transistors 9.5 and 73 
are simultaneously non-conductive. 
It is of course to be recognized that the exemplary tran- 
sient pulse shown in FIG. 3a exceeded the amplitude of 
the second voltage reference level q in the time interval 
to to t2 and thus a pulse as shown in FIG. 3d appeared on 
the output of the AND gate 3P. However, if transient 30 
pulse applied to input terminal 13 never exceeded the sec- 
ond voltage reference level V a ,  the threshold level of the 
delay generator would never be exceeded and no pulse 
would be produced by the delay generator 21 and the 
pulse appearing on the gate generator output lead 23 can- 35 3,204,180 _ _ _ _ _ _ _ _ _ _ _  324-68 
transient pulse should exceed the second reference level 3,437,834 4/1969 Schwartz _ _  328-110 
v2 after the time interval to to tz the pulse from the gate 2,685,687 8/1954 Fa& _ _ _ _ _ _ _ _ _ _ _  324--68 XR 
generator 17 will have ended and again no pulse will 
FOREIGN PATENTS pass through the AND gate 27. 
It will now be seen that the present invention provide 
very fast operation with digital accuracy and the inven- 969,972 6/1950 France. 
tion can be employed to evaluate pulses of any amplitude 
and rise time by adjustment of the threshold level of the 
delay generator 21 and the width of the pulse of the gate 45 
generator 17. It will further be seen that a go no-go type 
output is obtained that may easily be stored if desired and 
read-out at any time. 
an input circuit for receiv g an input pulse to be evalu- 
ated; 
gate generator means coupled to said input circuit for 
producing a substantially rectangularly shaped gat- 
ing pulse in response to the input pulse exceeding a 
first amplitude, said gating pulse having a width 
equal to a predetermined rise time between said first 
amplitude and said predetermined amplitude; 
delay generator means coupled to said input circuit for 
producing a delay pulse in response to the input 
pulse exceeding said predetermined amplitude; 
a coincidence circuit connected to receive said gating 
pulse and said delay pulse for producing an output 
pulse when any portions of the gating pulse and the 
delay pulse are in time coincidence. 
2. A pulse amplitude and rise time detector as claimed 
(a) said input circuit includes means for generating a 
signal proportional to the input pulse; 
(b) said gate generator includes amplitude detecting 
means for initiating said gating pulse when said gen- 
erated signal exceeds a first threshold level and; 
(c) said delay generator includes amplitude detecting 
means for initiating said delay pulse when said gen- 
erated signal exceeds a second threshold level. 
3. A pulse amplitude and rise time detector as claimed 
(a) said gate generator comprises a first one-shot mul- 
(b) said delay generator comprises a second one-shot 
in claim 1 wherein: 
25 
in claim 1 wherein: 
tivibrator; 
multivibrator. 
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